Development of Gate Structure in Junctionless Double Gate Field Effect Transistors
نویسندگان
چکیده
منابع مشابه
Band bending engineering in p-i-n gate all around Carbon nanotube field effect transistors by multi-segment gate
The p-i-n carbon nanotube (CNT) devices suffer from low ON/OFF current ratio and small saturation current. In this paper by band bending engineering, we improved the device performance of p-i-n CNT field effect transistors (CNTFET). A triple gate all around structure is proposed to manage the carrier transport along the channel. We called this structure multi-segment gate (MSG) CNTFET. Band to ...
متن کاملMultiple Nanowire Gate Field Effect Transistors
Novel metal oxide semiconductor field effect transistor (MOSFET) architectures aimed at sub IV operation with enhanced current driving capability are reported. In our design, the planar channel region in a conventional MOSFET is replaced by an array of isolated Si wires. Directional metal coverage of the two sidewalls and the top surface of each Si wire help achieve enhanced gate control. Sub I...
متن کاملBand bending engineering in p-i-n gate all around Carbon nanotube field effect transistors by multi-segment gate
The p-i-n carbon nanotube (CNT) devices suffer from low ON/OFF current ratio and small saturation current. In this paper by band bending engineering, we improved the device performance of p-i-n CNT field effect transistors (CNTFET). A triple gate all around structure is proposed to manage the carrier transport along the channel. We called this structure multi-segment gate (MSG) CNTFET. Band to ...
متن کاملGate structural engineering of MOS-like junctionless Carbon nanotube field effect transistor (MOS-like J-CNTFET)
In this article, a new structure is presented for MOS (Metal Oxide Semiconductor)-like junctionless carbon nanotube field effect transistor (MOS-like J-CNTFET), in which dual material gate with different work-functions are used. In the aforementioned structure, the size of the gates near the source and the drain are 14 and 6 nm, respectively, and the work-functions are equal and 0.5 eV less tha...
متن کاملPinch-off mechanism in double-lateral-gate junctionless transistors fabricated by scanning probe microscope based lithography
A double-lateral-gate p-type junctionless transistor is fabricated on a low-doped (10(15)) silicon-on-insulator wafer by a lithography technique based on scanning probe microscopy and two steps of wet chemical etching. The experimental transfer characteristics are obtained and compared with the numerical characteristics of the device. The simulation results are used to investigate the pinch-off...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of IKEEE
سال: 2015
ISSN: 1226-7244
DOI: 10.7471/ikeee.2015.19.4.514